03 Nov
|
Apple
|
Melbourne
Apple is seeking an outstandingly hardworking design verification engineer to develop pre-silicon verification for IP designs. You will craft test plans, build scalable verification environments, and drive regression analysis using SystemVerilog/UVM and LLMs to improve quality and efficiency.
You will work on first silicon for IP blocks, develop verification plans, and report DV progress with metrics across bugs and coverage. A solid background in DV methodology is required.
#J-*****-Ljbffr
📌 Design Verification Engineer – Soc Pre-Silicon (Systemverilog/Uvm) (Melbourne)
🏢 Apple
📍 Melbourne