Apple is seeking an outstandingly hardworking design verification engineer to develop pre-silicon verification for IP designs. You will craft test plans, build scalable verification environments, and drive regression analysis using SystemVerilog/UVM and LLMs to improve quality and efficiency.
You will work on first silicon for IP blocks, develop verification plans, and report DV progress with metrics across bugs and coverage. A robust background in DV methodology is required.