Arm's Cambridge-based SOC Design Engineer role focuses on developing System on Chips by integrating IP blocks such as CPU clusters, PCIe and memory interfaces. You will draft micro-architecture specs, create RTL designs in Verilog/SystemVerilog, and collaborate with verification to meet timing and power goals.
You will participate in backend tasks like floor planning and timing closure, while contributing to design methodologies and mentoring teammates in a energetic hardware team.
#J-18808-Ljbffr
📌 SOC Design Engineer: RTL & IP Integration, Visa Friendly (Cambridge)
🏢 ARM
📍 Cambridge