Job Description

Senior Verification Engineer Overview

n

n
- Company Name: IC Resources Recruitment
n
- Job Role: Senior Verification Engineer
n
- Qualifications: Not Specified
n
- Category: IT Jobs
n
- Job Type: Full Time
n
- Location: Cambridge
n

n

Join a leading British technology company known for its innovative computing platforms that serve millions of developers, educators, engineers, and hobbyists globally. The company is focused on high-performance and accessible computing, establishing itself as a leader in embedded and edge computing technologies. As they expand their in-house ASIC capabilities to support an exciting product roadmap, they are looking for a Senior Verification Engineer to join their team in Cambridge.

n

The Opportunity

n

As a Senior Verification Engineer, you will be responsible for the planning and execution of IP and chip level verification. You will work closely with the design team, developing detailed verification plans and creating test benches from scratch or utilizing existing verification components.

n

Responsibilities

n

n
- Take ownership of IP and chip level verification planning and execution.
n
- Interact regularly with the design team to ensure alignment on verification processes.
n
- Compose detailed verification plans tailored to specific projects.
n




- Create test benches from scratch or utilize shared verification components.
n

n

Requirements

n

n
- Hands-on experience with at least three verification projects.
n
- Proficiency in creating test benches from scratch using SystemVerilog, Python, or UVM.
n
- Experience in writing embedded C, preferably for Cortex M-class microcontrollers.
n
- Strong technical understanding of at least one complex IP protocol such as PCIe, HDMI, USB, SDIO, or AMBA bus architectures.
n
- Ability to write functional coverage and SystemVerilog Assertions (SVA).
n
- Good understanding of design and front-end processes.
n
- Experience with low-power simulations and SoC verification concepts including memory caches, DMA, and security architecture (e.g., TrustZone).
n
- Familiarity with Cadence simulation tool flow, including gate-level simulation.
n
- Knowledge of scripting languages such as Bash, TCL, Make, and YAML.
n

n

Benefits

n

n
- Excellent compensation package.
n
- Various non-monetary advantages.
n
- Opportunity to work in a supportive and innovative environment.
n

n

This position requires full-time onsite attendance in Cambridge.

n

Degree Requirement: Not Specified

n

Visa Sponsorship May be

#J-18808-Ljbffr

📌 Senior Verification Engineer (Seven Mile Beach)
🏢 IC Resources Recruitment
📍 Seven Mile Beach